Interconnect layout optimization under higher order RLC model forMCM designs

نویسندگان

  • Jason Cong
  • Cheng-Kok Koh
  • Patrick H. Madden
چکیده

In this paper, we study the interconnect layout optimization problem under a higher-order RLC model to optimize not only delay, but also waveform, for interconnects with non-monotone signal response in the context of MCM global routing. We propose a unified approach that considers topology optimization and waveform optimization simultaneously. Using a new incremental moment computation algorithm, we interleave topology construction with moment computation to facilitate accurate delay calculation and evaluation of waveform quality. Our algorithm considers a large class of routing topologies, ranging from shortest-path Steiner trees to bounded-radius Steiner trees and Steiner routings. We construct a set of required-arrival-time Steiner trees or RATS-trees, providing smooth trade-offs among signal delay, waveform, and routing area. When combined with the MINOTAUR MCM global router [8, 30] that we have developed, the RATS-tree solutions prove to be effective in reducing overall routing congestion. Index Terms — Topology Optimization, Signal Integrity, Required Arrival Time, Incremental Moment Computation, RLC Interconnect Model, Routing Congestion, Topology Selection

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

High speed interconnect data dependent jitter analysis

This paper focuses on modeling and characterizing the data dependent jitter (DDJ) in high-speed interconnect. The analysis process is performed based on the Fourier series using the interconnect RLC model. By calculating the pattern dependent delay deviations, the DDJ is characterized. To validate the model accuracy, the analysis results have been compared against Cadence simulations. The inter...

متن کامل

A New Delay Model for Distributed RLC Trees

In current VLSI circuits, interconnect delay dominates gate delay. As a result, high-level synthesis and physical layout tools are taking interconnect delay into account. Interconnects are generally in the form of a tree rather than a single line. Thus, accurate simulation and efficient calculation of propagation delay for interconnect trees are critical to performance driven synthesis and layo...

متن کامل

MCM Layout with Distributed-RLC Model

,/ This paper models high-speed VLSI interconnects by using a generic distributed RLC-tree. Through a detailed analysis of the distributed RLC-tree a two-pole approximation system is consequently established to formulate the performance-driven layout in MCM designs. An in-depth study of the formulated performance-driven layout problem reveals the interplay between the interconnector's performan...

متن کامل

Am Efficient Inductance Modeling for On-chip Interconnects

In this paper, we present an efficient yet accurate inductance extraction methodology. We first show that without loss of accuracy, the extraction problem of n traces can be reduced to a number of one-trace and two-trace subproblems. We then solve one-trace and two-trace subproblems via a tablebased approach. The table-based inductance model has been integrated with a statistically-based RC mod...

متن کامل

Asymptotic waveform evaluation for timing analysis

For digital system designs the propagation delays due to the physical interconnect can have a significant, even dominant, impact on performance. Timing analyzers attempt to capture the effect of the interconnect on the delay with a simplified model, typically an RC tree. For mid-frequency MOS integrated circuits the RC tree methods can predict the delay to within 10 percent of a SPICE simulatio...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • IEEE Trans. on CAD of Integrated Circuits and Systems

دوره 20  شماره 

صفحات  -

تاریخ انتشار 2001